

**SES's L. S. RAHEJA COLLEGE OF ARTS AND COMMERCE  
(AUTONOMOUS)**



**Syllabus of Digital Electronics & Logic Design LAB under NEP 2020  
vertical - VSC with effect from 2024-25**

**Department of Information Technology and Data Science**

**HoD/Sr. Person of the Department: Prajakta**

**Joshi Date of approval by the BoS: 27/04/2024**

**Approved by the Academic Council: 29/04/2024**

**Ratified by the Governing Body on: 06/05/2024**



<b>Programme: B.Sc.(IT)</b>				<b>Semester : I</b>	
<b>Course : Digital Electronics &amp; Logic Design LAB</b>				<b>Code: UGBSCITIVSC224</b>	
<b>Academic Year: 2024-2025</b>		<b>Batch: 2024-2027</b>			
<b>Teaching Scheme</b>			<b>Evaluation Scheme</b>		
<b>Lectures</b>	<b>Practical</b>	<b>Tutorials</b>	<b>Credits</b>	<b>Internal Continuous Assessment (ICA) (weightage)</b>	<b>Term End Examinations (TEE) (weightage)</b>
<b>Nil</b>	<b>30</b>	<b>Nil</b>	<b>1</b>	<b>-</b>	<b>25</b>

<b>Learning Objectives :</b>	<ol style="list-style-type: none"> <li><b>To apply and test the gates learnt using various IC's.</b></li> <li><b>To evaluate the Boolean expression to reduce and minimize the gates used</b></li> </ol>
<b>Learning Outcomes :</b>	<ol style="list-style-type: none"> <li><b>Construct basic and universal logic circuits.</b></li> <li><b>Verify the functionalities of various IC's.</b></li> <li><b>Design circuits using K-maps minimization technique</b></li> <li><b>Design and test Encoders, Decoders, Multiplexers and Demultiplexers</b></li> </ol>
<b>Pedagogy:</b>	<b>Experiential learning, logic building, practical implementation</b>

#### Detailed Syllabus: (per session plan)

#### Session Outline For: Digital Electronics & Logic Design LAB

Each lecture session would be of one hour duration (30 sessions).

<b>Practical</b>	<b>Content</b>	<b>Practical Wise Pedagogy Used</b>	<b>Practical Wise Duration</b>
<b>I</b>	Study of basic gates and Universal gates	logic building, practical implementation with hardware kit	6
<b>II</b>	Study of Boolean expressions	logic building, practical implementation with hardware kit	6
<b>III</b>	Design a Combinational Circuits using K- maps	logic building, practical implementation with hardware kit	6
<b>IV</b>	Implement Adder and Subtractor circuits	logic building, practical implementation with hardware kit	6
<b>V</b>	Design Multiplexers and Demultiplexers	logic building, practical implementation with hardware kit	6